ESD Implantations for On-Chip ESD Protection With Layout Consideration in 0.1…

Abstract One method to enhance electrostatic discharge (ESD) robustness of the on-chip ESD protection devices is through process design by adding an extra “ESD implantation” mask. In this work, ESD robustness of nMOS devices and diodes with different ESD implantation solutions in a 0.18- m salicided CMOS process is investigated by experimental testchips. The second breakdown current ( 2) o…