e-journal
Scratching of Patterned Cu/Dielectric Surface Layers by Pad Asperities in CMP
Abstract—In chemical-mechanical polishing (CMP), as the rough polymer pad slides over patterned structures of metal interconnects and dielectrics the pad asperities themselves, though soft, may scratch the relatively hard layers. The fully plastically deformed pad asperities with high interfacial friction are the primary sources of pad scratching. In this paper, scratching of Cu/dielectric line structures by pad asperities is investigated. First, the scratching criteria and the scratch-regime
maps, constructed previously for monolithic layers based on contact mechanics are extended for the patterned layers. Then sliding experiments have been conducted on patterned Cu/dielectric surface
layers of various linewidths using solid polymeric pins loaded into the fully plastically deformed state, as well as commercial CMP pads. Specifically, the role of the width of Cu and dielectric
lines in comparison with the contact diameter is examined. The theoretical models predict that the scratch criteria for patterns with wide lines are the same as those for monolithic layers, whereas patterns with extremely narrow lines behave as composite layers with effective mechanical properties. Experimental results validate the scratch criteria based on contact mechanics.
Index Terms—Semiconductor, defect, CMP.
Tidak ada salinan data
Tidak tersedia versi lain