Gaya APA

Du, Y. et al (2014). A Layout-Level Approach to Evaluate and Mitigate the Sensitive Areas of Multiple SETs in Combinational Circuits (VOL. 14, NO. 1). New York: IEEE.

Gaya MLA

Du, Yankang. et al. "A Layout-Level Approach to Evaluate and Mitigate the Sensitive Areas of Multiple SETs in Combinational Circuits". VOL. 14, NO. 1 New York: IEEE, 2014. e-journal.