A Low Power Linear Phase Programmable Long Delay Circuit | Elibrary Perpustakaan Universitas Riau

Pencarian berdasarkan :

SEMUA Pengarang Subjek ISBN/ISSN Pencarian Spesifik

Pencarian terakhir:

e-journal

A Low Power Linear Phase Programmable Long Delay Circuit

Esther Rodriguez-Villegas [et.al.] - Nama Orang;

A novel linear phase programmable delay is being proposed and implemented in a 0.35 CMOS process. The
delay line consists of cascaded cells, each of which delays the input signal by , where is the total line delay. The delay generated by each cell is programmable by changing a clock frequency and is also fully independent of the frequency of the input signal. The total delay hence depends only on the
chosen clock frequency and the total number of cascaded cells. The minimum clock frequency is limited by the maximum time a voltage signal can effectively be held by an individual cell. The maximum number of cascaded cells will be limited by the effects of accumulated offset due to transistor mismatch, which eventually will affect the operating mode of the individual transistors in a cell. This latter limitation has however been dealt with in the topology by having an offset compensation mechanism that makes
possible having a large number of cascaded cells and hence a long resulting delay. The delay line has been designed for scalp-based neural activity analysis that is predominantly in the sub-100 Hz
frequency range. For these signals, the delay generated by a 31-cell cascade has been demonstrated to be programmable from 30 ms to 3 s. Measurement results demonstrate a 31 stage, 50 Hz bandwidth, 0.3 s delay that operates from a 1.1 V supply with power consumption of 270 nW.
Index Terms—Delay lines, floating gate transistor (FGMOS), offset compensation, switched capacitor circuits, weak inversion.

Ketersediaan

Tidak ada salinan data

Informasi Detail

Judul Seri: IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS
No. Panggil: -
Penerbit: New York : IEEE., 2014
Deskripsi Fisik: IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, VOL. 8, NO. 3, JUNE 2014
Bahasa: English
ISBN/ISSN: 1932-4545
Klasifikasi: -
Tipe Isi: -
Tipe Media: -
Tipe Pembawa: -
Edisi: VOL. 8, NO. 3, JUNE 2014
Subjek: TEKNIK
Info Detail Spesifik: -
Pernyataan Tanggungjawab: Yuli/Agus

Versi lain/terkait

Tidak tersedia versi lain

Lampiran Berkas

FULL TEXT. A Low Power Linear Phase Programmable Long Delay Circuit

Komentar

Anda harus masuk sebelum memberikan komentar