Gaya APA

al.], S, Y, [. (2014). Coding Last Level STT-RAM Cache For High Endurance And Low Power (VOL. 13, NO. 2, JULY-DECEMBER 2014). Sweden: IEEE Computer Architecture Letters.

Gaya MLA

al.], Sadegh, Yazdanshenas, [et. "Coding Last Level STT-RAM Cache For High Endurance And Low Power". VOL. 13, NO. 2, JULY-DECEMBER 2014 Sweden: IEEE Computer Architecture Letters, 2014. e-journal.