Elibrary Perpustakaan Universitas Riau

Ebook, artikel jurnal dan artikel ilmiah

  • Beranda
  • Informasi
  • Berita
  • Bantuan
  • Pustakawan
  • Area Anggota
  • Pilih Bahasa :
    Bahasa Arab Bahasa Bengal Bahasa Brazil Portugis Bahasa Inggris Bahasa Spanyol Bahasa Jerman Bahasa Indonesia Bahasa Jepang Bahasa Melayu Bahasa Persia Bahasa Rusia Bahasa Thailand Bahasa Turki Bahasa Urdu

Pencarian berdasarkan :

SEMUA Pengarang Subjek ISBN/ISSN Pencarian Spesifik

Pencarian terakhir:

{{tmpObj[k].text}}
No image available for this title
Penanda Bagikan

e-journal

Revisiting Using the Results of Pre-Executed Instructions in Runahead Processors

Sonya R. Wolff - Nama Orang; Ronald D. Barnes - Nama Orang;

Long-latency cache accesses cause significant performance-impacting delays for both in-order and out-of-order processor systems. To address these delays, runahead pre-execution has been shown to produce speedups by warming-up cache structures during stalls caused by long-latency memory accesses. While improving cache related performance, basic runahead approaches do not otherwise
utilize results from accurately pre-executed instructions during normal operation. This simple model of execution is potentially inefficient and performance constraining. However, a previous study showed that exploiting the results of accurately pre-executed runahead instructions for out-of-order processors provide little performance improvement over simple re-execution. This work will show that, unlike out-of-order runahead architectures, the performance improvement from runahead result use for an in-order pipeline is more significant, on average, and in some situations provides dramatic performance improvements. For a set of SPEC CPU2006 benchmarks which
experience performance improvement from basic runahead, the addition of result use to the pipeline provided an additional speedup of 1.14X (high – 1.48X) for an in-order processor model compared to only 1.05X (high – 1.16X) for an out-of-order one. When considering benchmarks with poor data cache locality, the average speedup increased to 1.21X for in-order compared to only 1.10X for out-of-order.


Ketersediaan

Tidak ada salinan data

Informasi Detail
Judul Seri
COMPUTER ARCHITECTURE LETTERS
No. Panggil
-
Penerbit
Sweden : IEEE Computer Architecture Letters., 2014
Deskripsi Fisik
IEEE COMPUTER ARCHITECTURE LETTERS, VOL. 13, NO. 2, JULY-DECEMBER 2014
Bahasa
English
ISBN/ISSN
Digital Object Ident
Klasifikasi
-
Tipe Isi
-
Tipe Media
-
Tipe Pembawa
-
Edisi
(2014), VOL. 13, NO. 2.
Subjek
ARSITEKTUR KOMPUTER
Info Detail Spesifik
-
Pernyataan Tanggungjawab
deliza
Versi lain/terkait

Tidak tersedia versi lain

Lampiran Berkas
  • FULLTEXT: Revisiting Using the Results of Pre-Executed Instructions in Runahead Processors
Komentar

Anda harus masuk sebelum memberikan komentar

Elibrary Perpustakaan Universitas Riau
  • Informasi
  • Layanan
  • Pustakawan
  • Area Anggota

Tentang Kami

As a complete Library Management System, SLiMS (Senayan Library Management System) has many features that will help libraries and librarians to do their job easily and quickly. Follow this link to show some features provided by SLiMS.

Cari

masukkan satu atau lebih kata kunci dari judul, pengarang, atau subjek

Donasi untuk SLiMS Kontribusi untuk SLiMS?

© 2025 — Senayan Developer Community

Ditenagai oleh SLiMS
Pilih subjek yang menarik bagi Anda
  • Karya Umum
  • Filsafat
  • Agama
  • Ilmu-ilmu Sosial
  • Bahasa
  • Ilmu-ilmu Murni
  • Ilmu-ilmu Terapan
  • Kesenian, Hiburan, dan Olahraga
  • Kesusastraan
  • Geografi dan Sejarah
Icons made by Freepik from www.flaticon.com
Pencarian Spesifik
Kemana ingin Anda bagikan?