Abstract A yield analysis method using basic yield and in-line defect information in a statistical model to determine root-causes of yield loss in semiconductor manufacturing is presented. The goal of this analysis method is to provide the fab process line management yield loss accounting for defects identified at inspected process layers. Quantifying these losses, in terms of yield loss perceā¦