Abstract An addressable array test structure is proposed for characterization of transistor variability beyond 3σ away from the mean. The design of the array is based on very compact basic cells which enable a highly efficient layout which has over three times higher normalized device density than similar arrays. Implementations of a 32k array are demonstrated for placement in a standard waf…