A Low Power Linear Phase Programmable Long Delay Circuit

A novel linear phase programmable delay is being proposed and implemented in a 0.35 CMOS process. The delay line consists of cascaded cells, each of which delays the input signal by , where is the total line delay. The delay generated by each cell is programmable by changing a clock frequency and is also fully independent of the frequency of the input signal. The total delay hence depends only…