Nanometric CMOS is likely to experience the occurrence of a single event causing a multiple-node upset. This paper presents a novel memory cell design as variant of the DICE cell (that is tolerant to only a single event with a single-node upset). The proposed design is referred to as TDICE and uses transistors to block the paths that connect a node to the next node in the feedback loop of the m…
This paper characterizes when joint financing of two projects through debt increases expected default costs, contrary to conventional wisdom. Separate financing dominates joint financing when risk-contamination losses—that are associated with the contagious default of a well-performing project that is dragged down by the other project’s poor performance— outweigh standard coinsurance …